


**CERTIFICATE OF TRANSMISSION**

I hereby certify that this correspondence is being transmitted to Examiner John J. Tabone, Jr. via the USPTO EFS-Web on July 26, 2006.


**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In Re Application of:	Date: July 26, 2006
Robert T. BAILIS et al.	Confirmation No: 5286
Serial No: 10/016,449	Group Art Unit: 2138
Filed: December 10, 2001	Examiner: Tabone Jr., John J.
For: METHOD AND SYSTEM FOR USE OF A FIELD PROGRAMMABLE GATE ARRAY (FPGA) FUNCTION WITHIN AN APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC) TO ENABLE CREATION OF A DEBUGGER CLIENT WITHIN THE ASIC	

Mail Stop AF  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**NOTICE OF APPEAL UNDER 37 CFR §41.31**

Sir:

In the Final Office Action dated April 27, 2006, and in the Advisory Action dated July 11, 2006, the Examiner rejected Claims 1-9, 12, 14, and 15. In response, Applicant hereby appeals to the Board the decision of the Primary Examiner. An Appellant's Brief will be filed within two months from the date of this notice.

The Commissioner is hereby authorized to charge the amount of **\$500.00** for payment of the Notice of Appeal filing fee to Deposit Account No. 50-0563 (IBM Corporation). The Commissioner is also authorized to charge any additional fees required by this communication to Deposit Account 50-0563 (IBM Corporation).

If any unresolved issues remain, please contact Applicant's attorney at the telephone number indicated below.

Respectfully submitted,  
SAWYER LAW GROUP LLP



Kelvin M. Vivian  
Attorney for Applicants  
Reg. No. 53,727  
(650) 493-4540

July 26, 2006

Date